Logic  Decomposition with Technolgy Mapping for Area and Delay Minimization in FPGA Design

Please use this identifier to cite or link to this item: http://localhost:80/xmlui/handle/123456789/9894

Title:	Logic Decomposition with Technolgy Mapping for Area and Delay Minimization in FPGA Design
Authors:	Dayo, Khalil-ur-rehman
Keywords:	Natural Sciences
Issue Date:	2006
Publisher:	Meharan University of Engineering & Technology, Jamshoro
Abstract:	N/A
URI:	http://142.54.178.187:9060/xmlui/handle/123456789/9894
Appears in Collections:	Thesis

Files in This Item:

File	Description	Size	Format
6614.htm		128 B	HTML	View/Open

DSpace JSPUI